Skip to content
View RDSik's full-sized avatar
🌳
🌳
  • Saint Petersburg State University of Telecommunications
  • Saint Petersburg, Russia

Block or report RDSik

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-transceiver verilog-transceiver Public

    Educational project for the Xilinx ZedBoard Zynq-7000 Development Kit

    Verilog 3 1

  2. fpga-useful-list fpga-useful-list Public

    List of useful materials on FPGA topic

    2

  3. si5340-config-loader si5340-config-loader Public

    Module for load configuration from ClockBuilderPro to Si5340 PLL via i2c interface

    Verilog 1 1

  4. digital-design-lab-manual digital-design-lab-manual Public

    Мое решение задач из книги Цифровой синтез: практический курс

    Verilog

  5. axis-i2c-slave axis-i2c-slave Public

    SystemVerilog

  6. schoolRISCV schoolRISCV Public

    Forked from zhelnio/schoolRISCV

    CPU microarchitecture, step by step

    Makefile