Skip to content
View RDSik's full-sized avatar
🌳
🌳
5 followers · 38 following
  • Saint Petersburg State University of Telecommunications
  • Saint Petersburg, Russia

Achievements

Achievement: Quickdraw

Achievements

Achievement: Quickdraw

Block or report RDSik

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@riscv-software-src
RISC-V Software riscv-software-src
The Open-Standard Instruction Set Architecture

Switzerland

@chipsalliance
CHIPS Alliance chipsalliance
Common Hardware for Interfaces, Processors and Systems
@XUANTIE-RV
达摩院玄铁 XUANTIE-RV
@pConst
Konstantin Pavlov pConst
Digital electronics, FPGAs, multi-gigabit interfaces

Saint-Petersburg, Russia

@Xilinx
Xilinx Xilinx
GitHub.Com/Xilinx/

San Jose, CA

@yegor256
Yegor Bugayenko yegor256
Author of "Elegant Objects" book series (buy them on Amazon); architect of @objectionary; founder of @zerocracy; creator of @zold-io

@zerocracy China

@FMCHUB
FMCHUB.COM FMCHUB

I A M ELECTRONIC Germany

@GSI-CS-CO
GSI CS-CO/ACO GSI-CS-CO
GSI Helmholtz Centre for Heavy Ion Research - Accelerator Controls

Darmstadt, Germany

@ZipCPU
Dan Gisselquist ZipCPU

Gisselquist Technology, LLC

@syntacore
Syntacore syntacore
@YADRO-KNS
YADRO YADRO-KNS
A technology vendor of enterprise class server and storage products

Moscow, Russia

@riscv-tests-intro
riscv-tests-intro
@freecores
FreeCores freecores
A home for open source hardware cores
@HDLForBeginners
HDLForBeginners
@nandland
nandland
FPGA, VHDL, Verilog
@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA

@0xArt
Artin Isagholian 0xArt

Los Angeles

@RomeoMe5
RomeoMe5
@serge0699
Sergey Chusov serge0699
FPGA/ASIC Verification Engineer
@zhelnio
Stanislav Zhelnio zhelnio
RTL Design Engineer

Russia, Moscow

@yuri-panchul
Yuri Panchul yuri-panchul

United States

@MIPSfpga
MIPSfpga
@YosysHQ
Yosys Headquarters YosysHQ
Yosys Open SYnthesis Suite
@RISCV-Alliance-Education
RISC-V Alliance Education RISCV-Alliance-Education
@lowRISC
lowRISC lowRISC
Developing the Silicon Commons
@riscv
RISC-V riscv
The Open-Standard Instruction Set Architecture

Zurich, CH

@riscv-collab
RISC-V Collaboration riscv-collab
The Open-Standard Instruction Set Architecture

Switzerland

@cocotb
cocotb
@MPSU
Институт МПСУ MPSU
Институт микроприборов и систем управления имени Л.Н. Преснухина, Национал��ный исследовательский университет «МИЭТ»

Russian Federation

@kozyrev-dv
Daniel kozyrev-dv
Hey, I'm Daniel from Russia, a student of St. Petersburg State Polytechniс University. I'm currently studying Computer Science and doing some stuff, yeap

St. Petersburg, Russia

@Danil891
Danil Danil891
@marsohod4you
marsohod4you
@Xilinx-Wiki-Projects
Xilinx-Wiki-Projects

United States of America

@fpgadeveloper
Jeff Johnson fpgadeveloper

Opsero Electronic Design Inc. Quebec City

@chipdesignschool
Школа Синтеза Цифровых Схем chipdesignschool
@DDRDmakar
DDRDmakar DDRDmakar
Glory to the Motorcyclizer!

Yadro Saint Petersburg

@viktor-prutyanov
Viktor Prutyanov viktor-prutyanov
Software Engineer. QEMU/elf2dmp maintainer.

Moscow, Russia

@FPGA-Systems
fpgasystems FPGA-Systems
FPGA-Systems.ru - FPGA developers community

Russia